| CPE/EE 422/522 |
| :---: |
| Advanced Logic Design |
| LOT |
| Electrical and Computer Engineering |
| University of Alabama in Huntsville |

## Outline

- What we know
- How to model Combinational Networks in VHDL
- Structural, Dataflow, Behavioral
- How to model Flip-flops in VHDL
- Processes
- Delays (delta, transport, inertial)
- What we do not know
- How to model FSM in VHDL
- Wait statements
- Variables, Signals, Arrays
- VHDL Operators
- Procedures, Functions
- Packages, Libraries
- Additional Topics (if time)

| $18 / 06 / 2003$ | UAH-CPE/EE 422/522@AM |
| :--- | :--- |

Review: VHDL Program Structure

entity entity-name is
(port/interface-sipnai-declaration):]
end [enmity] [entity-name]:
architecture archinecturt-name of encly-mame is [declarations]
begin
ardinectore body
end [architecture] [archikecture-name];
18/06/2003
UAH-CPE/EE 422/522@AM

Review: JK Flip-Flop Model


Review: VHDL Models for a MUX

$F \leqslant=\{$ not $A$ and not $B$ and 10$\}$ or
not $A$ and $B$ and $[1]$ or
$A$ and not $B$ and $E 2 \mid$ or
$\{A$ and 8 and 13\}:

Hub model using a conditional signal assignment statomors:
$\mathrm{F}<-\mathrm{t} 0$ when $\mathrm{Sel}=0$ else II when Gel $=1$ rel represents the integer else $[2$ when $S d=2$ equivalent of a 2-bit binary

If a MUX model is used inside a process,
the MUX can be modeled using a CASE statement
(cannot use a concurrent statement):
case Set is
 when 2 $\rightarrow$ f when ) $=>$ F $<=13$; end cana; 18/06/2003


## Timing Model

- VHDL uses the following simulation cycle to model the stimulus and response nature of digital hardware



## Review: Delay Types

- All VHDL signal assignment statements prescribe an amount of time that must transpire before the signal assumes its new value
- This prescribed delay can be in one of three forms:
- Transport -- prescribes propagation delay only
- Inertial -- prescribes propagation delay and minimum input pulse width
- Delta -- the default if no delay time is explicitly specified


| $18 / 06 / 2003$ | UAH-CPE/EE 422/522@AM | 7 |
| :--- | :--- | :--- |


wave CLK X State NextState $Z$
force CLK 0. 0, 1100 -regeat 200
force $\times 00,1350,0550,1750,0950,11350$
run 1600
Waveforms:
nextstate
8/06/2003
UAH-CPE/EE 422/522@AM
11


## Dataflow VHDL Model



```
    - Foune l-17 in terma af las mot vatue mqutises.
```




## Problem \#1

| - Using the labels, list the order in which the following signal assignments are evaluated if in2 changes from a ' 0 ' to a '1'. Assume in1 has been a '1' and in2 has been a ' 0 ' for a long time, and then at time $t$ in2 changes from a '0' to a '1'. | ```ntity not_another_prob is port (in1, in2: in bit; a: out bit); nd not_another_prob; rchitecture oh_behave of not_another_prob is signal b, c, d, e, f: bit; egin L1: d <= not(in1); L2: c<= not(in2); L3: f <= (d and in2) ; L4: e <= (c and in1) ; L5: a <= not b; L6: b <= e or f;``` |
| :---: | :---: |
| 18/06/2003 | UAH-CPE/EE 422/522@AM |




## Wait Statements

- ... an alternative to a sensitivity list
- Note: a process cannot have both wait statement(s) and a sensitivity list
- Generic form of a process with wait statement(s)

| ```process begin sequential-statements wait statement sequential-statements wait-statement ... end process;``` | How wait statements work? <br> - Execute seq. statement until a wait statement is encountered. <br> - Wait until the specified condition is satisfied. <br> - Then execute the next set of sequential statements until the next wait statement is encountered. <br> -... <br> - When the end of the process is reached start over again at the beginning. |
| :---: | :---: |
| 18/06/2003 UAH | PE/EE 422/522@AM 15 |



## Variables

- What are they for: Local storage in processes, procedures, and functions
- Declaring variables

```
variable list_of_variable_names : type_name
[ := initial value ];
```

- Variables must be declared within the process in which they are used and are local to the process
- Note: exception to this is SHARED variables

| $18 / 06 / 2003$ | UAH-CPE/EE 422/522@AM | 19 |
| :--- | :--- | :--- |

## Constants

- Declaration form
constant constant_name : type_name := constant_value;
constant delay1 : time := 5 ns ;
- Constants declared at the start of an architecture can be used anywhere within that architecture
- Constants declared within a process are local to that process

| 18/06/2003 | UAH-CPE/EE 422/522@AM | 21 |
| :--- | :--- | :--- |

## Signals

- Signals must be declared outside a process
- Declaration form
signal list_of_signal_names : type_name
[ := initial value ];
- Declared in an architecture can be used anywhere within that architecture

| $18 / 06 / 2003$ | UAH-CPE/EE 422/522@AM | 20 |
| :--- | :--- | :--- |

## Variables vs. Signals

- Variable assignment statement
variable_name := expression;
- expression is evaluated and the variable is instantaneously updated (no delay, not even delta delay)
- Signal assignment statement
signal_name <= expression [after delay];
- expression is evaluated and the signal is scheduled to change after delay; if no delay is specified the signal is scheduled to be updated after a delta delay

18/06/2003
UAH-CPE/EE 422/522@AM
22

| User Defined Type |
| :---: |
| - Common user-defined type is enumerated type state_type is (s0, s1, s2, s3, s4, s5); signal state : state_type $:=\mathrm{S} 1$; <br> - If no initialization, the default initialization is the leftmost element in the enumeration list (S0 in this example) <br> - VHDL is strongly typed language => signals and variables of different types cannot be mixed in the same assignment statement, and no automatic type conversion is performed |
|  |


| Arrays (cont'd) |  |
| :---: | :---: |
| - Multidimensional arrays |  |
| type matrix $4 \times 3$ is array ( 1 to 4, 1 to 3) of integer; | ```variable matrixA: matrix4x3 := ((1,2,3), (4,5,6), (7,8,9), (10,11,12));``` |
| - matrixA $(3,2)=$ ? |  |
| - Unconstrained array type |  |
| type intvec is array (natural range<>) of integer; |  |
| type matrix is array (natural range<>, natural range<>) |  |
| of integer; <br> - range must be specified when the array object is declared |  |
| signal intvec5 : intvec (1 to 5) := $(3,2,6,8,1)$; |  |
| 18/06/2003 | 27 |

## Arrays (cont'd)

## Multidimensional arrays

type matrix4x3 is array (1 to 4, 1 to 3) of integer; ( $1,2,3$ ), ( $4,5,6),(7,8,9),(10$,

- matrix $(3,2)=$ ?
- Unconstrained array type
type intvec is array (natural range<>) of integer;
is array (natural range<>, natural range<>)
- range must be specified when the array object is declared
signal intvec5 : intvec (1 to 5) := (3,2,6,8,1);

8/06/2003 UAH-CPE/EE 422/522@AM 2 27

## Predefined Unconstrained Array Types

- Bit_vector, string
type bit vector is array \{natural range $* \geqslant$ \} of bin;
type string is array (positive range $<>$ ) of character;
censtant string1: string[1 to 29) : "This sinng is 29 chevacters," constant A : bit_vector (0 to 5) := "10101"; -- ( 1 ', '0', '1', '0', '1');
- Subtypes
- include a subset of the values specified by the type subtype SHORT_WORD is : bit_vector (15 to 0);
- POSITIVE, NATURAL predefined subtypes of type integer

18/06/2003
UAH-CPE/EE 422/522@AM 29

## Arrays

- Example
type SHORT_WORD is array (15 downto 0) of bit;
signal DATA_WORD : SHORT_WORD;
variable ALT_WORD : SHORT_WORD := "0101010101010101";
constant ONE_WORD : SHORT_WORD := (others => '1');
- ALT_WORD(0) - rightmost bit
- ALT_WORD(5 downto 0) - low order 6 bits
- General form
type arrayTypeName is array index_range of element_type; signal arrayName : arrayTypeName [:=InitialValues];

| $18 / 06 / 2003$ | UAH-CPE/EE 422/522@AM | 26 |
| :--- | :--- | :--- |



## VHDL Operators

1. Binary logical operators: and or nand nor xor xnor
2. Relational: $=/=\ll=\gg=$
3. Shift: sll srl sla sra rol ror
4. Adding: +- \& (concatenation)
5. Unary sign: + -
6. Multiplying: */mod rem
7. Miscellaneous: not abs **

- Class 7 has the highest precedence (applied first), followed by class 6 , then class 5 , etc

18/06/2003
UAH-CPE/EE 422/522@AM

| Example of VHDL Operators |
| :---: |
| It the followng exarcoion, A, B, C, and 0 are bic wectors: <br> (A a not B or C roe 2 and Di - " 116010 <br> The aperators wsud be apoled in the arder: <br> not, 8, ror, or, and, = <br> y A = "115", B ~ "1t1", C = "D11000", and D = '11101t', the camptinion moald proceve at follows: <br> aut $\mathrm{B}={ }^{2} 600^{\prime}$ (tat-by-be compiement! <br> A s nst $\mathrm{E}=$ = "110000" (corcateration)' <br> Cror 2 - "000110" (rstate riple 2 places) <br> (A, an mot B) or ( C roer 2) = " 116110 (bet-by-bet or) <br> (A \& soot B or Croe 2) and D = "110010" (be-by-bt and) <br> [SA 3 not Ber Cror 2 and D) - "t 10010 O$]$ - TELE <br> (the parentieses froce the equaily test to be done last and the resut is TRUE) |
| 18/06/2003 UAH-CPE/EE 422/522@AM 31 |

## Example of Shift Operators

The sfift aperitans can be appised to any tie weitior or bostean_ wectar. In the following examples. A is a bit weoter sopud to "10010101":
h sill 2 is "01010100" [shat left logical, filed with ' 0 ]
A sfl 3 is "00010010" (shrt right logca, filed with 0)
A sia 3 is "t0L0:111" (shit lef anctmetic, filed with right bit)
A ara 2is "11100101" (shet right wiflemetic, fited with laft sit)
h rol 3 is "LDLDL100" Irotate lett?
A ror 5is "totD1100" (cotate right)

## VHDL Functions

- Functions execute a sequential algorithm and return a single value to calling program

```
function rotate_ngtt <rog
begin
end return reg ror 3)
```

- $\mathrm{A}=$ "10010101"

$$
\mathrm{B}<- \text { rotate right }(\mathrm{A}) \text {; }
$$

- General form
function function-name (formal-parameter-lst)
return retum-type is
[dedarations]
begin
sequential statemenks -- must include return return-value; end function-name;

18/06/2003
UAH-CPE/EE 422/522@AM

## For Loops

General form of a for loop:

> [loop-label:] for loop-midex in range loop sequential statements
> end loop [loop-label]; Exit statement has the form:
> exit;
> exit whan condition;

## For Lesp Example:

- carmary two B-character strings and retum ThuE if equal function comp string'string1, string2: string! 1 to B)?
resturn bosiaen is
variable B: boolean;
begin
isosen: for $J$ in 1 to 8 loop
B : $-\operatorname{stringaj}(\mathrm{s}=\operatorname{stmn} \mathrm{g} 2(\mathrm{~J})$
exit when SFFMLS ;
end loop locpex;
return $B$;
end comp_strim:
18/06/2003

| Add Function |  |  |
| :---: | :---: | :---: |
|  | - This function adds 24 -bit vectors and a carry. <br> - It retums a 5 -bit sum |  |
|  | function sdd4 (A,B; bit vector(3) dewnto 0); carry; bil) return bit vector is |  |
|  | ```wariable couk: bic; variable din; be ;= carry: variable Sum: bk_vector(4 downto 0)!='00000'; begin``` |  |
|  | ```loopt! for in 0 to 3 toop coic: : \((A(0)\) and \(B[i))\) er ( \(A(B)\) and \(C n)\) or ( \(B(i)\) and cin . Sum(0) :- A(0 xor B \(\overline{3}(1)\) wer on; on : = COLK; and loap loupl; Sum(4):- cosut; return Sum; and add4;``` |  |
|  | Example function calli |  |
|  | Sumt $<-\operatorname{add4}\langle/ 41,81$, cin); $\square$ |  |
| 18/06/2003 | UAH-CPE/EE 422/522@AM | 35 |

## VHDL Procedures

- Facilitate decomposition of VHDL code into modules
- Procedures can return any number of values using output parameters
- General form

```
procedure procedure_name (formal-parameter-list) is
    [declarations]
    begin
        Sequential-statements
        end procedure_name;
```

```
procedure_name (actual-parameter-list);
```

```
procedure_name (actual-parameter-list);
```



| Parameters for Subprogram Calls |  |  |  |
| :---: | :---: | :---: | :---: |
|  |  | Actual Parameter |  |
| Mode | Class | Procedure Call | Function Call |
| $i^{2}$ <br> out/inout | constant ${ }^{2}$ <br> signal <br> variable <br> signal <br> variable ${ }^{3}$ | expression signal vanable signal variable | ```expression signal n/a n/a n/a``` |
| ${ }^{1}$ default mode for functions ${ }^{2}$ defaut for in mode ${ }^{3}$ default for out/ nout mode |  |  |  |
| 18/06/2003 | UAH-CPE/EE 422/522@AM |  | 38 |

## Packages and Libraries

- Provide a convenient way of referencing frequently used functions and components
- Package declaration
package package-name is
package dectarations
end (package][package-name];
- Package body [optional]
package body package-name is package bady deciarations
end [package body][package name]:


## Library BITLIB - bit pack package



| Library BITLIB - bit pack package |  |  |
| :---: | :---: | :---: |
|  | philluyb Dialy Dot Mal is <br>  <br>  <br> reflare k: 1 . wholar is <br>  <br> hlolaye crs bat-cairy <br>  <br> beypla <br> WI: Net it a 1 te a lowey <br>  <br> Iryan and ci if <br>  <br> Crus Nise <br>  <br> relana Mrill! <br> +al imsil <br> Fanction for hates adge <br> functice fibro edowingeal dadcuts <br> retars feconiri is <br> begre <br> retars dowinewn and dad - $V$. <br> exd lumes mapis <br>  <br> eod me sock |  |
| 18/06/2003 | UAH-CPE/EE 422/522@AM | 41 |



## VHDL Model for a 74163 Counter

- 74613 - 4-bit fully synchronous binary counter
- Counter operations

- Generate a Cout in state 15 if $\mathrm{T}=1$
- Cout $=Q_{3} Q_{2} Q_{1} Q_{0} T$
 47

| Cascaded Counters (cont'd) |  |  |
| :---: | :---: | :---: |
|  | IIterary artuin; use BITLBick pock al |  |
|  | ```entiry ciat6itest is port\|Om,Lav(P,71,CBE: in 1c; Den3, Din2: in Int_vettarc] downta C/f Cout, Quval insut bI vector{3 dowese 01, Camy2: out hat); end C24163test;``` |  |
|  | ```architecture teger of c74163test is cempanant E7415S```  ```CDE: out DI; Q: HBut EE_voctor() dewnto O) I; and camponant; signal Caryyl bit aignal Caurt: integer, begin signal tero: sc. aeclerc) downto 65:```   ```lamp & - पout2 \ Mout1; Count <a vecarodternol: and vacherz``` |  |
| 18/06/2003 | UAH-CPE/EE 422/522@AM | 46 |

## VHDL Model for a 74163 Counter



## Additional Topics in VHDL

- Attributes
- Transport and Inertial Delays
- Operator Overloading
- Multivalued Logic and Signal Resolution
- IEEE 1164 Standard Logic
- Generics
- Generate Statements
- Synthesis of VHDL Code
- Synthesis Examples
- Files and Text IO

18/06/2003
UAH-CPE/EE 422/522@AM

Signal_Attributes
Attributes associated with signals
that return a value

| Atribst |  |
| :---: | :---: |
| sevent | True it an erent occermed durng the ourest odia, ethe tolie |
| SACtive | True if a trassxion ockerred durny une tancre dolts, ese fothe |
| SLAST EVEMT | Tine dapsed lisce die pievious tretc ins S |
| RLEST_WALS |  |
| SUST_ACTIVE | Tirs ulapeed since pevikuan tranastion on ¢ |

A'event - true if a change in $S$ has just occurred
A'active - true if A has just been reevaluated, even if $A$ does not change

18/06/2003
UAH-CPE/EE 422/522@AM

## Signal Attributes (cont'd)

- Event
- occurs on a signal every time it is changed
- Transaction
- occurs on a signal every time it is evaluated
- Example:
$\mathrm{A}<=\mathrm{B}$ - - B changes at time T


| $18 / 06 / 2003$ | UAH-CPE/EE 422/522@AM | 49 |
| :--- | :--- | :--- |

## Signal Attributes (cont'd)





## Using_Attributes for Error Checking

```
check: process
    begin
        wait until rising_edge(C1k);
        assert (D'stable(setup_time))
            report("Setup time violation")
            severity error;
        wait for hold_time;
        assert (D'stable(hold_time))
            report("Hold time violation")
            severity error;
        end process check;
```

| Array Attributes |  |  |  |
| :---: | :---: | :---: | :---: |
|  Signel NOMI : ROH. |  |  |  |
| Netribjar | Resurn | Evimpler |  |
| RLEFT(\%) | at beses of with ender renge |  |  |
| Apsatery | ngrt hound af Neth rides range |  <br>  |  |
| Arıatm | largest bound of Uth inder nerge |  |  |
| Alowns | omallert beand of Mh inele rérge |  |  |
| anawcenil | uh inder nerge |  |  |
| Aneverse manceinl | $\begin{aligned} & \text { Wr mokr neym } \\ & \text { Wersed } \end{aligned}$ | ```Monlmevense nawce[11 = Is tewnems? POE\|IRNKRSE_RANGE\2| = DTE ?``` |  |
| *LENSTM\% | far of manisure bing |  acelt'unclitz $=1$ |  |
| A can be either an array name or an array type. |  |  |  |
| Array attributes work with signals, variables, and constants. |  |  |  |
| 18/06/2003 | UAH-CPE/EE 422 | /522@AM | 55 |





## Transport and Inertial Delay (cont'd)

Z3 <= reject $4 \mathrm{~ns} X$ after 10 ns ;
Reject is equivalent to a combination of inertial and transport delay:
$\mathrm{Zm}<=\mathrm{X}$ after 4 ns ;
Z3 <= transport Zm after 6 ns ;
Statements executed at time T
$-B$ at $T+1, C$ at $T+2$
A <= transport B after 1 ns;
A <= transport $C$ after 2 ns ;
Statements executed at time T Statements executed at time T $-C$ at $T+2$ :

$$
-C \text { at } T+1 \text { : }
$$

A $<=B$ after $1 \mathrm{~ns} ; \quad \mathrm{A}<=$ transport $B$ after 2 ns ;
A $<=C$ after $2 \mathrm{~ns} ; \quad \mathrm{A}<=$ transport $C$ after 1 ns ;

18/06/2003
UAH-CPE/EE 422/522@AM 59

## Operator Overloading

- Operators +, - operate on integers
- Write procedures for bit vector addition/subtraction - addvec, subvec
- Operator overloading allows using + operator to implicitly call an appropriate addition function
- How does it work?
- When compiler encounters a function declaration in which the function name is an operator enclosed in double quotes, the compiler treats the function as an operator overloading (" + ")
- when a " + " operator is encountered, the compiler automatically checks the types of operands and calls appropriate functions

18/06/2003
UAH-CPE/EE 422/522@AM


## Signal Resolution

- VHDL signals may either be resolved or unresolved
- Resolved signals have an associated resolution function
- Bit type is unresolved -
- there is no resolution function
- if you drive a bit signal to two different values in two concurrent statements, the compiler will generate an error


## Overloaded Operators

- A, B, C - bit vectors
- $A<=B+C+3$ ?
- $A<=3+B+C$ ?
- Overloading can also be applied to procedures and functions
- procedures have the same name -
type of the actual parameters in the procedure call determines which version of the procedure is called

| 18/06/2003 |  |  |
| :--- | :--- | :--- |

Tristate Buffers



AND and OR Functions Using X01Z

| $N D$ | $X^{\prime}$ | ${ }^{\prime} 0^{\prime}$ | $'^{\prime}$ | ${ }^{\prime} Z^{\prime}$ |
| :--- | :--- | :--- | :--- | :--- |
| $X^{\prime}$ | $X^{\prime}$ | ${ }^{\prime} 0^{\prime}$ | $X^{\prime}$ | ${ }^{\prime} X^{\prime}$ |
| ${ }^{\prime} 0^{\prime}$ | ${ }^{\prime} 0^{\prime}$ | ${ }^{\prime} 0^{\prime}$ | $0^{\prime}$ | ${ }^{\prime} 0^{\prime}$ |
| $'^{\prime}$ | $X^{\prime}$ | ${ }^{\prime} 0^{\prime}$ | ${ }^{\prime} 1^{\prime}$ | ${ }^{\prime} X^{\prime}$ |
| $Z^{\prime}$ | $X^{\prime}$ | ${ }^{\prime} 0^{\prime}$ | $X^{\prime}$ | ${ }^{\prime} X^{\prime}$ |


| OR | ' X ' | '0' | '1' | 'Z' |
| :---: | :---: | :---: | :---: | :---: |
| 'X' | 'X' | 'X' | '1' | X' |
| '0' | 'X' | '0' | '1' | X' |
| '1' | '1' | '1' | '1' | '1' |
| 'Z' | 'X' | 'X' | '1' | X' |

18/06/2003
UAH-CPE/EE 422/522@AM
68

| IEEE 1164 Standard Logic |  |  |  |
| :---: | :---: | :---: | :---: |
|  | stem <br> now <br> ance <br> own | If forcing tied toge dominat <br> Useful in operatio ICs. <br> In this cou of the IE |  |
| 18/06/2003 | UAh- | 422/522@AM | 69 |

## Resolution Function for IEEE 9-valued



18/06/2003
UAH-CPE/EE 422/522@AM


## - AND Function for std_logic_vectors

function "and" 41: whd_shogic; 1 : ded_aloge ] rekarn uwpl is
begin
retare land_useen, poy
ans 'and';

atas iv 1 sto. indic vecter ( 1 to Remgit , is i!


bepin if inevath /: rawarn) the
assert FMSF
report ogineents af overiasted ind aperator are not of the same lovgit severity Fatuht.
fore it resuzlance loop

ondioop:
ond
ond
retara resut
retare resur
ene "and';

