

CPE/EE 422/522 Advanced Logic Design L07

Electrical and Computer Engineering
University of Alabama in Huntsville

Outline


- What we know
 - How to model Combinational Networks in VHDL
 - Structural, Dataflow, Behavioral
 - How to model Flip-flops in VHDL
 - Processes
 - Delays (delta, transport, inertial)
- What we do not know
 - How to model FSM in VHDL
 - Wait statements
 - Variables, Signals, Arrays
 - VHDL Operators
 - Procedures, Functions
 - Packages, Libraries
 - Additional Topics (if time)

18/06/2003

UAH-CPE/EE 422/522 ©AM

2

Review: VHDL Program Structure



```

entity entity-name is
  [port (interface-signal-declaration);]
end entity [entity-name];

architecture architecture-name of entity-name is
  [declarations]
begin
  architecture body
end architecture [architecture-name];
    
```

18/06/2003

UAH-CPE/EE 422/522 ©AM

3


Review: JK Flip-Flop Model

- Note 1:** Q is declared as input (rather than out) because it appears in both the left and right sides of an assignment within the architecture.
- Note 2:** The flip-flop can change state in response to changes in SR, RK, and CLK, so these 3 signals are in the sensitivity list.
- Note 3:** The condition (CLK = '0' and CLK'event) is TRUE only if CLK has just changed from '1' to '0'.
- Note 4:** Characteristic equation which describes behavior of JK flip-flop.
- Note 5:** Every time Q changes, QN will be updated. If the statement were placed within the process, the old value of Q would be used instead of the new value.

```

entity jkff is
  gen ( SR, RK, J, K, CLK: in bit; -- inputs
        Q: inout bit; QN: out bit := '1'); -- see Note 1
end jkff;

architecture jkff of jkff is
  begin
    process (SR, RK, CLK) -- see Note 2
    begin
      if Q = '0' then Q := '0' after 10 ns; -- Q=0 will clear the FF
      else SR = '0' then Q := '1' after 10 ns; -- Q=0 will set the FF
      else CLK = '0' and CLK'event then -- see Note 3
        Q := (J and not Q) or (not K and Q) after 10 ns; -- see Note 4
      end if;
      QN := not Q; -- see Note 5
    end process;
  end jkff;
    
```




18/06/2003

UAH-CPE/EE 422/522 ©AM

4

Review: VHDL Models for a MUX



```

F <= (not A and not B and I0) or
      (not A and B and I1) or
      (A and not B and I2) or
      (A and B and I3);
    
```

MUX model using a conditional signal assignment statement:

```

F <= I0 when Sel = 0
     else I1 when Sel = 1
     else I2 when Sel = 2
     else I3;
    
```

Sel represents the integer equivalent of a 2-bit binary number with bits A and B

If a MUX model is used inside a process, the MUX can be modeled using a CASE statement (cannot use a concurrent statement):

```

case Sel is
  when 0 => F <= I0;
  when 1 => F <= I1;
  when 2 => F <= I2;
  when 3 => F <= I3;
end case;

-- The case statement has the general form:
case expression is
  when choice1 => sequential_statements1;
  when choice2 => sequential_statements2;
  ...
  when choiceN => sequential_statementsN;
end case;
    
```


18/06/2003

UAH-CPE/EE 422/522 ©AM

5

Timing Model

- VHDL uses the following simulation cycle to model the stimulus and response nature of digital hardware




18/06/2003

UAH-CPE/EE 422/522 ©AM

6

Review: Delay Types

- All VHDL signal assignment statements prescribe an amount of time that must transpire before the signal assumes its new value
- This prescribed delay can be in one of three forms:
 - Transport – prescribes propagation delay only
 - Inertial – prescribes propagation delay and minimum input pulse width
 - Delta – the default if no delay time is explicitly specified



18/06/2003

UAH-CPE/EE 422/522 ©AM

7

Problem #1

- Using the labels, list the order in which the following signal assignments are evaluated if in2 changes from a '0' to a '1'. Assume in1 has been a '1' and in2 has been a '0' for a long time, and then at time t in2 changes from a '0' to a '1'.

```
entity not_another_prob is
    port (in1, in2: in bit;
          a: out bit);
end not_another_prob;

architecture oh_behave of not_another_prob is
    signal b, c, d, e, f: bit;
begin
    L1: d <= not(in1);
    L2: c <= not(in2);
    L3: f <= (d and in2);
    L4: e <= (c and in1);
    L5: a <= not b;
    L6: b <= e or f;
end oh_behave;
```


18/06/2003

UAH-CPE/EE 422/522 ©AM

8

Modeling a Sequential Machine

Mealy Machine for
8421 BCD to 8421 BCD + 3 bit serial converter



PS	NS		Z	
	X=0	X=1	X=0	X=1
S0	S1	S2	1	0
S1	S3	S4	1	0
S2	S4	S4	0	1
S3	S5	S5	0	1
S4	S5	S6	1	0
S5	S3	S6	0	1
S6	S3	-	1	-

How to model this in VHDL?

18/06/2003

UAH-CPE/EE 422/522 ©AM

9

Behavioral VHDL Model

```
entity SM1_2 is
    port (CLK: in bit;
          Z: out bit);
end SM1_2;

architecture Fsm of SM1_2 is
    signal state, nextstate: integer := 0;
begin
    process(CLOCK)
    begin
        if CLK='1' then
            state <= nextstate;
        end if;
    end process;

    process(CLOCK)
    begin
        if CLK='1' then
            case state is
                when 0 => nextstate <= 1;
                when 1 => nextstate <= 2;
                when 2 => nextstate <= 3;
                when 3 => nextstate <= 4;
                when 4 => nextstate <= 5;
                when 5 => nextstate <= 6;
                when 6 => nextstate <= 0;
            end case;
        end if;
    end process;

    process(CLOCK)
    begin
        if CLK='1' then
            case state is
                when 0 => Z <= '0';
                when 1 => Z <= '0';
                when 2 => Z <= '1';
                when 3 => Z <= '1';
                when 4 => Z <= '0';
                when 5 => Z <= '0';
                when 6 => Z <= '1';
            end case;
        end if;
    end process;
end Fsm;
```

PS	NS	Z
0	1	0
1	2	0
2	3	1
3	4	1
4	5	0
5	6	0
6	0	1

Two processes:

- the first represents the combinational network;
- the second represents the state register

18/06/2003

UAH-CPE/EE 422/522 ©AM


10

Simulation of the VHDL Model

Simulation command file:

```
wave CLK X State NextState Z
force CLK 0 0, 1 100 -repeat 200
force X 0 0, 1 350, 0 550, 1 750, 0 950, 1 1350
run 1600
```

Waveforms:



18/06/2003

UAH-CPE/EE 422/522 ©AM

11

Dataflow VHDL Model

-- The following is a description of the sequential machine of
Figure 1-17 in terms of its next state equations.
-- The following state assignment was used:
-- S0 -> 0; S1 -> 4; S2 -> 5; S3 -> 7; S4 -> 8; S5 -> 3; S6 -> 2

```
entity SM1_2 is
    port (CLK: in bit);
end SM1_2;

architecture Equations_4 of SM1_2 is
    signal Q1, Q2, Q3: bit;
begin
    process(CLOCK)
    begin
        if CLK='1' then
            -- rising edge of clock
            Q1 <= not Q2 after 10 ns;
            Q2 <= Q1 after 10 ns;
            Q3 <= (Q1 and Q2 and Q3) or (not X and Q1 and not Q3) or
                (X and not Q1 and not Q2) after 10 ns;
        end if;
    end process;
    Z <= (not X and not Q3) or (X and Q3) after 20 ns;
end Equations_4;
```

18/06/2003

UAH-CPE/EE 422/522 ©AM

12

Structural Model

```

library BITLIB;
use BITLIB.bit_pack.all;

entity SM1_2 is
  port( X, CLK: in bit;
        Z: out bit);
end SM1_2;

architecture Structure of SM1_2 is
  signal A1,A2,A3,A5,A6,D0: bit:= '0';
  signal Q1,Q2,Q3: bit:= '0';
  signal Q1N,Q2N,Q3N, XN: bit:= '1';
begin
  I1: Inverter part map (X,XN);
  G1: NAND3 part map (Q1,Q2,Q3,A1);
  G2: NAND3 part map (Q1,Q3N,XN,A2);
  G3: NAND3 part map (X,Q1N,Q2N,A3);
  G4: NAND3 part map (A1,A2,A3,D0);
  FF1: DFF part map (Q2N,CLK,Q1,Q1N);
  FF2: DFF part map (Q1,CLK,Q2,Q2N);
  FF3: DFF part map (D3,CLK,Q3,Q3N);
  G5: NAND2 part map (X,Q3,A5);
  G6: NAND2 part map (XN,Q3N,A6);
  G7: NAND2 part map (A5,A6,Z);
end Structure;

```



Package bit_pack is a part of library BITLIB – includes gates, flip-flops, counters (See Appendix B for details)

18/06/2003

UAH-CPE/EE 422/522 ©AM

13

Simulation of the Structural Model


Simulation command file:

```

wave CLK X Q1 Q2 Q3 Z
force CLK 0 0, 1 100 -repeat 200
force X 0 0, 1 350, 0 550, 1 750, 0 950, 1 1350
run 1600

```

Waveforms:



18/06/2003

UAH-CPE/EE 422/522 ©AM

14

Wait Statements

- ... an alternative to a sensitivity list
 - Note: a process cannot have both wait statement(s) and a sensitivity list
- Generic form of a process with wait statement(s)

```

process
  sequential-statements
  wait statement
  sequential-statements
  wait statement
  ...
end process;

```

- How wait statements work?
- Execute seq. statement until a wait statement is encountered.
 - Wait until the specified condition is satisfied.
 - Then execute the next set of sequential statements until the next wait statement is encountered.
 - ...
 - When the end of the process is reached start over again at the beginning.

18/06/2003

UAH-CPE/EE 422/522 ©AM

15

Forms of Wait Statements

```

wait on sensitivity-list;
wait for time-expression;
wait until boolean-expression;

```

- Wait on
 - until one of the signals in the sensitivity list changes
- Wait for
 - waits until the time specified by the time expression has elapsed
 - What is this: wait for 0 ns;
- Wait until
 - the boolean expression is evaluated whenever one of the signals in the expression changes, and the process continues execution when the expression evaluates to TRUE

18/06/2003

UAH-CPE/EE 422/522 ©AM

16


Using Wait Statements (1)

```

library BITLIB;
use BITLIB.bit_pack.all;

entity SM1_2 is port( X, CLK: in bit; Z: out bit);
architecture Table of SM1_2 is signal State: integer := 0;
begin
  process
  begin
  case State is
    when 0 =>
      if X = '0' then Z <= '1'; NextState <= 1; and if;
      if X = '1' then Z <= '0'; NextState <= 2; and if;
    when 1 =>
      if X = '0' then Z <= '1'; NextState <= 3; and if;
      if X = '1' then Z <= '0'; NextState <= 4; and if;
    when 2 =>
      if X = '0' then Z <= '0'; NextState <= 4; and if;
      if X = '1' then Z <= '1'; NextState <= 4; and if;
    when 3 =>
      if X = '0' then Z <= '0'; NextState <= 5; and if;
      if X = '1' then Z <= '1'; NextState <= 5; and if;
    when 4 =>
      if X = '0' then Z <= '1'; NextState <= 5; and if;
      if X = '1' then Z <= '0'; NextState <= 6; and if;
    when 5 =>
      if X = '0' then Z <= '0'; NextState <= 6; and if;
      if X = '1' then Z <= '1'; NextState <= 0; and if;
  end case;
  end process;

```



18/06/2003

UAH-CPE/EE 422/522 ©AM

17


Using Wait Statements (2)

```

when 5 =>
  if X = '0' then Z <= '1'; NextState <= 0; and if;
  when others => null; -- should not occur
end case;

wait on CLK, X;
if rising_edge(CLK) then
  State <= NextState;
  wait for 0 ns; -- wait for State to be updated
end if;
end process;
end table;

```



18/06/2003

UAH-CPE/EE 422/522 ©AM

18

Variables

- What are they for:
Local storage in processes, procedures, and functions
- Declaring variables

```
variable list_of_variable_names : type_name
[ := initial value ];
```
- Variables must be declared within the process in which they are used and are local to the process
 - Note: exception to this is SHARED variables

18/06/2003

UAH-CPE/EE 422/522@AM

19

Signals

- Signals must be declared outside a process
- Declaration form

```
signal list_of_signal_names : type_name
[ := initial value ];
```
- Declared in an architecture can be used anywhere within that architecture

18/06/2003

UAH-CPE/EE 422/522@AM

20

Constants

- Declaration form

```
constant constant_name : type_name := constant_value;

constant delay1 : time := 5 ns;
```
- Constants declared at the start of an architecture can be used anywhere within that architecture
- Constants declared within a process are local to that process

18/06/2003

UAH-CPE/EE 422/522@AM

21

Variables vs. Signals

- Variable assignment statement

```
variable_name := expression;
```

 - expression is evaluated and the variable is instantaneously updated (no delay, not even delta delay)
- Signal assignment statement

```
signal_name <= expression [after delay];
```

 - expression is evaluated and the signal is scheduled to change after delay; if no delay is specified the signal is scheduled to be updated after a delta delay

18/06/2003

UAH-CPE/EE 422/522@AM

22

Variables vs. Signals (cont'd)

Process Using Variables

```
entity dummy is
end dummy;

architecture var of dummy is
  signal trigger, sum: integer:=0;
begin
  process
    variable var1: integer:=1;
    variable var2: integer:=2;
    variable var3: integer:=1;
  begin
    wait on trigger;
    var1 := var2 + var3;
    var2 := var1;
    var3 := var2;
    sum <= var1 + var2 + var3;
  end process;
end var;
```

Sum = ?

Process Using Signals

```
entity dummy is
end dummy;

architecture sig of dummy is
  signal trigger, sum: integer:=0;
  signal sig1: integer:=1;
  signal sig2: integer:=2;
  signal sig3: integer:=3;
begin
  process
    begin
      wait on trigger;
      sig1 <= sig2 + sig3;
      sig2 <= sig1;
      sig3 <= sig2;
      sum <= sig1 + sig2 + sig3;
    end process;
  end sig;
```

Sum = ?

18/06/2003

UAH-CPE/EE 422/522@AM

23

Predefined VHDL Types

- Variables, signals, and constants can have any one of the predefined VHDL types or they can have a user-defined type
- Predefined Types
 - bit – {'0', '1'}
 - boolean – {TRUE, FALSE}
 - integer – [-2^{31} - 1 .. 2^{31} - 1]
 - real – floating point number in range $-1.0E38$ to $+1.0E38$
 - character – legal VHDL characters including lower-upper case letters, digits, special characters, ...
 - time – an integer with units fs, ps, ns, us, ms, sec, min, or hr

18/06/2003

UAH-CPE/EE 422/522@AM

24

User Defined Type

- Common user-defined type is *enumerated*

```
type state_type is (S0, S1, S2, S3, S4, S5);
signal state : state_type := S1;
```
- If no initialization, the default initialization is the leftmost element in the enumeration list (S0 in this example)
- VHDL is strongly typed language => signals and variables of different types cannot be mixed in the same assignment statement, and no automatic type conversion is performed

18/06/2003

UAH-CPE/EE 422/522@AM

25

Arrays

- Example

```
type SHORT_WORD is array (15 downto 0) of bit;

signal DATA_WORD : SHORT_WORD;
variable ALT_WORD : SHORT_WORD := "0101010101010101";
constant ONE_WORD : SHORT_WORD := (others => '1');
```

- ALT_WORD(0) – rightmost bit
- ALT_WORD(5 downto 0) – low order 6 bits

- General form

```
type arrayTypeName is array index_range of element_type;
signal arrayName : arrayTypeName [:=InitialValues];
```

18/06/2003

UAH-CPE/EE 422/522@AM

26

Arrays (cont'd)

- Multidimensional arrays

```
type matrix4x3 is array (1 to 4, 1 to 3) of integer;
variable matrixA: matrix4x3 :=
((1,2,3), (4,5,6), (7,8,9), (10,11,12));
```

 - matrixA(3, 2) = ?
- Unconstrained array type

```
type intvec is array (natural range<>) of integer;
type matrix is array (natural range<>, natural range<>) of integer;
```

 - range must be specified when the array object is declared

```
signal intvec5 : intvec(1 to 5) := (3,2,6,8,1);
```

18/06/2003

UAH-CPE/EE 422/522@AM

27

Sequential Machine Model Using State Table

```
entity SM1_2 is
port (X, CLK: in bit;
      Z: out bit);
end SM1_2;

architecture Table of SM1_2 is
type StateTable is array (integer range <>, bit range <>) of integer;
type OutTable is array (integer range <>, bit range <>) of bit;
signal State, NextState: integer := 0;
constant ST: StateTable (0 to 6, 0 to 1) :=
((1,2), (3,4), (4,4), (5,5), (5,6), (0,0), (0,0));
constant OT: OutTable (0 to 6, 0 to 1) :=
((1, 0), (1, 0), (0, 1), (0, 1), (1, 0), (0, 1), (1, 0));
begin
NextState <= ST(State,X); -- read next state from state table
Z <= OT(State, X); -- read output from output table
process(CLK)
begin
if CLK = '1' then -- rising edge of CLK
State <= NextState;
end if;
end process;
end Table;
```

PS	NS		Z	
	X=0	X=1	X=0	X=1
00	01	02	1	0
01	03	04	1	0
02	04	04	0	1
03	05	05	0	1
04	05	05	1	0
05	06	00	0	1
06	06	-	1	-

18/06/2003

UAH-CPE/EE 422/522@AM

28

Predefined Unconstrained Array Types

- Bit_vector, string

```
type bit_vector is array (natural range <>) of bit;
type string is array (positive range <>) of character;
constant string1: string(1 to 29) := "This string is 29 characters,";
constant A : bit_vector(0 to 5) := "10101";
-- ('1', '0', '1', '0', '1');
```
- Subtypes
 - include a subset of the values specified by the type

```
subtype SHORT_WORD is : bit_vector(15 to 0);
```
- POSITIVE, NATURAL – predefined subtypes of type integer

18/06/2003

UAH-CPE/EE 422/522@AM

29

VHDL Operators

- Binary logical operators: **and or nand nor xor xnor**
 - Relational: **= /< <= > >=**
 - Shift: **slil srl sla sra rol ror**
 - Adding: **+ - &** (concatenation)
 - Unary sign: **+ -**
 - Multiplying: ***/ mod rem**
 - Miscellaneous: **not abs ****
- Class 7 has the highest precedence (applied first), followed by class 6, then class 5, etc

18/06/2003

UAH-CPE/EE 422/522@AM

30

Example of VHDL Operators

In the following expression, A, B, C, and D are bit_vectors:
 (A & not B or C ror 2 and D) = "110010"

The operators used are applied in the order:
 not, &, ror, or, and, =

If A = "111", B = "111", C = "011000", and D = "111011", the computation would proceed as follows:

```
not B = "000" (bit-by-bit complement)
A & not B = "110000" (concatenation)
C ror 2 = "000110" (rotate right 2 places)
(A & not B) or (C ror 2) = "110110" (bit-by-bit or)
(A & not B or C ror 2) and D = "110010" (bit-by-bit and)
[(A & not B or C ror 2) and D] = "110010" = TRUE
(the parentheses force the equality test to be done last and the result is TRUE)
```

18/06/2003

UAH-CPE/EE 422/522 ©AM

31

Example of Shift Operators

The shift operators can be applied to any bit_vector or boolean_vector. In the following examples, A is a bit_vector equal to "10010101":

```
A sll 2 is "01010100" (shift left logical, filled with '0')
A srl 3 is "00010010" (shift right logical, filled with '0')
A sla 3 is "10101111" (shift left arithmetic, filled with right bit)
A sra 2 is "1100101" (shift right arithmetic, filled with left bit)
A rol 3 is "10101100" (rotate left)
A ror 5 is "10101100" (rotate right)
```

18/06/2003

UAH-CPE/EE 422/522 ©AM

32

VHDL Functions

- Functions execute a sequential algorithm and return a single value to calling program

```
function rotate_right (reg: bit_vector)
  return bit_vector is
begin
  return reg ror 1;
end rotate_right;
```

- A = "10010101"

```
B <= rotate_right(A);
```

- General form

```
function function-name (formal-parameter-list)
  return return-type is
  [declarations]
begin
  sequential statements -- must include return return-value;
end function-name;
```

18/06/2003

UAH-CPE/EE 422/522 ©AM

33

For Loops

General form of a for loop:

```
[loop-label:] for loop-index in range loop
  sequential statements
end loop [loop-label];
```

Exit statement has the form:

```
exit; -- or
exit when condition;
```

For Loop Example:

```
-- compare two 8-character strings and return TRUE if equal
function comp_string(string1, string2: string(1 to 8))
  return boolean is
variable B: boolean;
begin
  loopex: for j in 1 to 8 loop
    B := string1(j) = string2(j);
    exit when B=FALSE;
  end loop loopex;
  return B;
end comp_string;
```

18/06/2003

UAH-CPE/EE 422/522 ©AM

34

Add Function

```
-- This function adds 2 4-bit vectors and a carry.
-- It returns a 5-bit sum
function add4 (A,B: bit_vector(3 downto 0); carry: bit)
  return bit_vector is
variable cout: bit;
variable cin: bit := carry;
variable Sum: bit_vector(4 downto 0):="00000";
begin
  loop1: for i in 0 to 3 loop
    cout := (A(i) and B(i)) or (A(i) and cin) or (B(i) and cin);
    Sum(i) := A(i) xor B(i) xor cin;
    cin := cout;
  end loop loop1;
  Sum(4):= cout;
  return Sum;
end add4;
```

Example function call:

```
Sum1 <= add4(A1, B1, cin);
```

18/06/2003

UAH-CPE/EE 422/522 ©AM

35

VHDL Procedures

- Facilitate decomposition of VHDL code into modules
- Procedures can return any number of values using output parameters

- General form

```
procedure procedure_name (formal-parameter-list) is
  [declarations]
begin
  Sequential-statements
end procedure_name;

procedure_name (actual-parameter-list);
```

18/06/2003

UAH-CPE/EE 422/522 ©AM

36

Procedure for Adding Bit_vectors

-- This procedure adds two n-bit bit_vectors and a carry and
 -- returns an n-bit sum and a carry. Add1 and Add2 are assumed
 -- to be of the same length and dimensioned n-1 downto 0.

```

procedure Addvec
  (Add1,Add2: in bit_vector;
   Cin: in bit;
   signal Sum: out bit_vector;
   signal Cout: out bit;
   n: in positive) is
  variable C: bit;
begin
  C := Cin;
  for i in 0 to n-1 loop
    Sum(i) <= Add1(i) xor Add2(i) xor C;
    C := (Add1(i) and Add2(i)) or (Add1(i) and C) or (Add2(i) and C);
  end loop;
  Cout <= C;
end Addvec;
  
```

Example procedure call:

```
Addvec(A1, B1, Cin, Sum1, Cout, 4);
```

18/06/2003

UAH-CPE/EE 422/522 ©AM

37

Parameters for Subprogram Calls

Mode	Class	Actual Parameter	
		Procedure Call	Function Call
in ¹	constant ²	expression	expression
	variable	signal	signal
out/inout	variable ³	variable	n/a
	variable ³	signal	n/a
	variable ³	variable	n/a

¹ default mode for functions ² default for in mode ³ default for out/inout mode

18/06/2003

UAH-CPE/EE 422/522 ©AM

38

Packages and Libraries

- Provide a convenient way of referencing frequently used functions and components

- Package declaration

```

package package-name is
  package declarations
end [package][(package-name)];
  
```

- Package body [optional]

```

package body package-name is
  package body declarations
end [package body][(package name)];
  
```

18/06/2003

UAH-CPE/EE 422/522 ©AM

39

Library BITLIB – bit_pack package

```

package bit_pack is
  function add2 (reg1,reg2: bit_vector) diverge (down: integer) return bit_vector;
  function rising_edge(signal: clock) return boolean;
  function falling_edge(signal: clock) return boolean;
  function eq28vec(v1, v2: bit_vector) return integer;
  function eq28vec16bits (integer) return bit_vector;
  procedure Addvec
    (Add1,Add2: in bit_vector;
     Cin: in bit;
     signal Sum: out bit_vector;
     signal Cout: out bit;
     n: in natural);
component JKT
  generic DELAYtime: = 10 ns;
  port (A, B, C: in bit; Q: out bit);
end component;
component JF
  generic DELAYtime: = 10 ns;
  port (D, CLK: in bit; Q: out bit);
end component;
component JF
  generic DELAYtime: = 10 ns;
  port (D, CLK: in bit; Q: out bit);
end component;
component AND2
  generic DELAYtime: = 33 ns;
  port (A, A2: in bit; Z: out bit);
end component;
component AND3
  generic DELAYtime: = 33 ns;
  port (A, A2, A3: in bit; Z: out bit);
end component;
component OR2
  generic DELAYtime: = 33 ns;
  port (A, A2: in bit; Z: out bit);
end component;
component OR3
  generic DELAYtime: = 33 ns;
  port (A, A2, A3: in bit; Z: out bit);
end component;
  -- (other component declarations go here)
end bit_pack;
  
```

18/06/2003

UAH-CPE/EE 422/522 ©AM

40

Library BITLIB – bit_pack package

```

package body bit_pack is
  -- The function add2 2 n-bit numbers, returns a 2n-bit sum
  function add2 (reg1,reg2: bit_vector) diverge (down: integer)
  return bit_vector is
  variable cout: bit := '0';
  variable sum: bit_vector;
  variable n: natural;
  variable nmax: bit_vector;
  begin
  n := reg1'length;
  for i in 0 to n-1 loop
    sum(i) <= reg1(i) xor reg2(i) or (reg1(i) and reg2(i) and cout);
    cout <= (reg1(i) and reg2(i) xor cout);
  end loop and
  sum(n) <= cout;
  return sum;
  -- Function for falling edge
  function falling_edge(signal: clock)
  return boolean is
  begin
  return clock'last and clock = '0';
  end falling_edge;
  -- other functions and procedure declarations go here
end bit_pack;
  
```

18/06/2003

UAH-CPE/EE 422/522 ©AM

41

Library BITLIB – bit_pack package

```

Components in Library BITLIB include:
-- 3 input AND gate
entity AND3 is
  generic DELAYtime;
  port (A,A2,A3: in bit; Z: out bit);
end AND3;
architecture cauter of AND3 is
  begin
  Z <= A1 and A2 and A3 after DELAY;
  end;
-- D Flip-flop
entity DFF is
  generic DELAYtime;
  port (D,CLK: in bit;
        Q: out bit; QN: out bit);
end DFF;
architecture SIMPLE of DFF is
  begin
  process(CLK)
  begin
  if CLK = '1' then --rising edge of clock
    Q <= D after DELAY;
    QN <= not Q after DELAY;
  end if;
  and process:
  end SIMPLE;
  
```

18/06/2003

UAH-CPE/EE 422/522 ©AM

42

VHDL Model for a 74163 Counter

- 74613 – 4-bit fully synchronous binary counter
- Counter operations

Control Signals			Next State			
ClrN	LDN	P+T	Q3*	Q2*	Q1*	Q0*
0	X	X	0	0	0	0 (clear)
1	0	X	D3	D2	D1	D0 (parallel load)
1	1	0	Q2	Q1	Q0	(no change)
1	1	1	present state + 1 (increment count)			

- Generate a Cout in state 15 if T=1
 - $Cout = Q_3 Q_2 Q_1 Q_0 T$

18/06/2003

UAH-CPE/EE 422/522 ©AM

43

VHDL Model for a 74163 Counter

```


-- 74163 FULLY SYNCHRONOUS COUNTER
library BITLIB;
use BITLIB.all;
entity c74163 is
    port(LdN, ClrN, P, T, Ck: in bit; D: in bit_vector(3 downto 0);
          Cout: out bit; Q: inout bit_vector(3 downto 0));
end c74163;
architecture b74163 of c74163 is
begin
    Cout <= Q(3) and Q(2) and Q(1) and Q(0) and T;
    process
    begin
        wait until Ck = '1'; -- change state on rising edge
        if ClrN = '0' then Q <= "0000";
        elsif LdN = '0' then Q <= D;
        elsif (P and T) = '1' then
            Q <= int2vec(vec2int(Q)+LdN);
        end if;
    end process;
end b74163;
    
```

18/06/2003

UAH-CPE/EE 422/522 ©AM

44

Cascaded Counters



18/06/2003

UAH-CPE/EE 422/522 ©AM

45

Cascaded Counters (cont'd)

```

library BITLIB;
use BITLIB.all;
entity c74163test is
    port(LdN, ClrN, P, T, Ck: in bit;
          D: in bit_vector(3 downto 0);
          Qout1, Qout2: inout bit_vector(3 downto 0);
          Carry2: out bit);
end c74163test;
architecture tester of c74163test is
    component c74163
        port(LdN, ClrN, P, T, Ck: in bit; D: in bit_vector(3 downto 0);
              Cout: out bit; Q: inout bit_vector(3 downto 0));
    end component;
    signal Carry1: bit;
    signal Count: integer;
    signal temp: bit_vector(3 downto 0);
begin
    c1: c74163 port map (LdN, ClrN, P, T, Ck, D => D, Carry1, Qout1);
    c2: c74163 port map (LdN, ClrN, P, Carry1, Ck, D => D, Carry2, Qout2);
    Count <= vec2int(temp);
end tester;
    
```

18/06/2003

UAH-CPE/EE 422/522 ©AM

46

Additional Topics in VHDL

- Attributes
- Transport and Inertial Delays
- Operator Overloading
- Multivalued Logic and Signal Resolution
- IEEE 1164 Standard Logic
- Generics
- Generate Statements
- Synthesis of VHDL Code
- Synthesis Examples
- Files and Text IO

18/06/2003

UAH-CPE/EE 422/522 ©AM

47

Signal Attributes

Attributes associated with signals that return a value

Attribute	Returns
S'EVENT	True if an event occurred during the current delta, else false
S'ACTIVE	True if a transaction occurred during the current delta, else false
S'LAST_EVENT	Time elapsed since the previous event on S
S'LAST_VALUE	Value of S before the previous event on S
S'LAST_ACTIVE	Time elapsed since previous transaction on S

A'event – true if a change in S has just occurred

A'active – true if A has just been reevaluated, even if A does not change

18/06/2003

UAH-CPE/EE 422/522 ©AM

48

Signal Attributes (cont'd)

- Event
 - occurs on a signal every time it is changed
- Transaction
 - occurs on a signal every time it is evaluated
- Example:

A <= B -- B changes at time T

	A/event	B/event
T		
T + 1d		

18/06/2003

UAH-CPE/EE 422/522@AM

49

Signal Attributes (cont'd)

```
entity test is
end;
architecture bmtest of test is
    signal A : bit;
    signal B : bit;
    signal C : bit;
begin
    A <= not A after 20 ns;
    B <= '1';
    C <= A and B;
    process(A, B, C)
        variable Aev : bit;
        variable Aac : bit;
        variable Bev : bit;
        variable Bac : bit;
        variable Cev : bit;
        variable Cac : bit;
        begin
            if (A'event) then Aev := '1';
            else Aev := '0';
            end if;
            if (A'active) then Aac := '1';
            else Aac := '0';
            end if;
            if (B'event) then Bev := '1';
            else Bev := '0';
            end if;
            if (B'active) then Bac := '1';
            else Bac := '0';
            end if;
            if (C'event) then Cev := '1';
            else Cev := '0';
            end if;
            if (C'active) then Cac := '1';
            else Cac := '0';
            end if;
        end process;
    end bmtest;
```

18/06/2003

UAH-CPE/EE 422/522@AM

50

Signal Attributes (cont'd)

```
ns
/test/a /test/line__15/bev
delta /test/b /test/line__15/bac
/test/c /test/line__15/cev
/test/line__15/aev /test/line__15/cac
/test/line__15/aac
0 +0 0 0 0 0 0 0 0 0
0 +1 0 1 0 0 0 1 1 0 1
20 +0 1 1 0 1 1 0 0 0 0
20 +1 1 1 1 0 0 0 0 1 1
40 +0 0 1 1 1 1 0 0 0 0
40 +1 0 1 0 0 0 0 0 1 1
```

18/06/2003

UAH-CPE/EE 422/522@AM

51

Signal Attributes (cont'd)

Attributes that create a signal

Attribute	Creates
S'DELAYED [[time]]*	signal same as S delayed by specified time
S'STABLE [[time]]*	Boolean signal that is true if S had no events for the specified time
S'QWIEF [[time]]*	Boolean signal that is true if S had no transactions for the specified time
S'TRANSACTION	signal of type BIT that changes for every transaction on S

* Delta is used if no time is specified.

18/06/2003

UAH-CPE/EE 422/522@AM


52

Examples of Signal Attributes

VHDL Code for Attribute Test

```
entity attr_ex is
    port (B,C : in bit);
end attr_ex;
architecture test of attr_ex is
    signal A, C_delayed5, A_trans : bit;
    signal A_stable5, A_quiet5 : boolean;
begin
    A <= B and C;
    C_delayed5 <= C'delayed(5 ns);
    A_trans <= A'transaction;
    A_stable5 <= A'stable(5 ns);
    A_quiet5 <= A'quiet(5 ns);
end test;
```

Waveform for Attribute Test



18/06/2003

UAH-CPE/EE 422/522@AM

53

Using Attributes for Error Checking

```
check: process
begin
    wait until rising_edge(Clk);
    assert (D'stable(setup_time))
        report("Setup time violation")
        severity error;
    wait for hold_time;
    assert (D'stable(hold_time))
        report("Hold time violation")
        severity error;
end process check;
```

18/06/2003

UAH-CPE/EE 422/522@AM

54

Array Attributes

Type ROM is array (0 to 15, 7 downto 0) of bit;
Signal ROM1 : ROM;

Attribute	Returns	Examples
ALEFT(N)	left bound of Nth index range	ROM1:LEFT(1) = 0 ROM1:LEFT(2) = 7
ARIGHT(N)	right bound of Nth index range	ROM1:RIGHT(1) = 15 ROM1:RIGHT(2) = 8
AHIGH(N)	largest bound of Nth index range	ROM1:HIGH(1) = 15 ROM1:HIGH(2) = 7
ALOW(N)	smallest bound of Nth index range	ROM1:LOW(1) = 0 ROM1:LOW(2) = 0
ARANGE(N)	Nth index range	ROM1:RANGE(1) = 0 to 15 ROM1:RANGE(2) = 7 downto 0
AREVERSE_RANGE(N)	Nth index range reversed	ROM1:REVERSE_RANGE(1) = 15 downto 0 ROM1:REVERSE_RANGE(2) = 0 to 7
ALENGTH(M)	size of Mth index range	ROM1:LENGTH(1) = 16 ROM1:LENGTH(2) = 8

A can be either an array name or an array type.

Array attributes work with signals, variables, and constants.

18/06/2003

UAH-CPE/EE 422/522@AM

55

Recap: Adding Vectors

-- This procedure adds two n-bit bit_vectors and a carry and returns an n-bit sum and a carry. Add1 and Add2 are assumed to be of the same length and dimensioned n-1 downto 0.

```

procedure Addvec
  (Add1,Add2 : in bit_vector;
   C0 : in bit;
   signal Sum : out bit_vector;
   signal Cout : out bit;
   n : in positive) is
  variable C : bit;
begin
  C := C0;
  for i in 0 to n-1 loop
    Sum(i) <= Add1(i) xor Add2(i) xor C;
    C := (Add1(i) and Add2(i)) or (Add1(i) and C) or (Add2(i) and C);
  end loop;
  Cout <= C;
end Addvec;

```

Note: Add1 and Add2 vectors must be dimensioned as N-1 downto 0.

Use attributes to write more general procedure that places no restrictions on the range of vectors other than the lengths must be same.

18/06/2003

UAH-CPE/EE 422/522@AM

56

Procedure for Adding Bit Vectors

-- This procedure adds two bit_vectors and a carry and returns a sum and a carry. Both bit_vectors should be of the same length.

```

procedure Addvec2
  (Add1,Add2 : in bit_vector;
   C0 : in bit;
   signal Sum : out bit_vector;
   variable C : bit := C0;
   alias n1 : bit_vector(Add1'length-1 downto 0) is Add1;
   alias n2 : bit_vector(Add2'length-1 downto 0) is Add2;
   alias S : bit_vector(Sum'length-1 downto 0) is Sum;
begin
  assert [(n1'length = n2'length) and (n1'length = S'length)]
  report "Vector lengths must be equal"
  severity error;
  for i in S'reverse_range loop
    S(i) <= n1(i) xor n2(i) xor C;
    C := (n1(i) and n2(i)) or (n1(i) and C) or (n2(i) and C);
  end loop;
  Cout <= C;
end Addvec2;


```

18/06/2003

UAH-CPE/EE 422/522@AM

57

Transport and Inertial Delay



Z1 <= transport X after 10 ns; -- transport delay
Z2 <= X after 10 ns; -- inertial delay
Z3 <= reject 4 ns X after 10 ns; -- delay with specified rejection pulse width

18/06/2003

UAH-CPE/EE 422/522@AM

58

Transport and Inertial Delay (cont'd)

Z3 <= reject 4 ns X after 10 ns;

Reject is equivalent to a combination of inertial and transport delay:

Zm <= X after 4 ns;

Z3 <= transport Zm after 6 ns;

Statements executed at time T

- B at T+1, C at T+2

A <= transport B after 1 ns;

A <= transport C after 2 ns;

Statements executed at time T

- C at T+2:

A <= B after 1 ns;

A <= C after 2 ns;

Statements executed at time T

- C at T+1:

A <= transport B after 2 ns;

A <= transport C after 1 ns;

18/06/2003

UAH-CPE/EE 422/522@AM

59

Operator Overloading

- Operators +, - operate on integers
- Write procedures for bit vector addition/subtraction
 - addvec, subvec
- Operator overloading allows using + operator to implicitly call an appropriate addition function
- How does it work?
 - When compiler encounters a function declaration in which the function name is an operator enclosed in double quotes, the compiler treats the function as an operator overloading ("+")
 - when a "+" operator is encountered, the compiler automatically checks the types of operands and calls appropriate functions

18/06/2003

UAH-CPE/EE 422/522@AM

60

VHDL Package with Overloaded Operators

```

-- This package provides two overloaded functions for the plus operator
package bit_overload is
function "+" (Add1, Add2: bit_vector) return bit_vector;
function "+" (Add1: bit_vector; Add2: integer) return bit_vector;
end bit_overload;

library IEEE;
use IEEE.std_logic_arith;
package body bit_overload is
-- This function returns a bit_vector sum of two bit_vector operands.
-- The add is performed bit by bit with an internal carry.
function "+" (Add1, Add2: bit_vector) return bit_vector is
variable carry: bit_vector(Add1'length-1 downto 0);
variable c: bit := '0';
alias n1: bit_vector(Add1'length-1 downto 0) is Add1;
alias n2: bit_vector(Add2'length-1 downto 0) is Add2;
begin
for i in carry'range loop
sum(i) := n1(i) xor n2(i) xor c;
c := (n1(i) and n2(i)) or (n1(i) and c) or (n2(i) and c);
end loop;
return (sum);
end "+";
-- This function returns a bit_vector sum of a bit_vector and an integer
-- using the previous function after the integer is converted.
function "+" (Add1: bit_vector; Add2: integer) return bit_vector is
begin
return (Add1 + int2vec(Add2, Add1'length));
end "+";
end bit_overload;

```

18/06/2003

UAH-CPE/EE 422/522 ©AM

61

Overloaded Operators

- A, B, C – bit vectors
- $A \leq B + C + 3$?
- $A \leq 3 + B + C$?
- Overloading can also be applied to procedures and functions
 - procedures have the same name – type of the actual parameters in the procedure call determines which version of the procedure is called


18/06/2003

UAH-CPE/EE 422/522 ©AM

62

Multivalued Logic

- Bit (0, 1)
- Tristate buffers and buses => high impedance state 'Z'
- Unknown state 'X'
 - e. g., a gate is driven by 'Z', output is unknown
 - a signal is simultaneously driven by '0' and '1'



18/06/2003

UAH-CPE/EE 422/522 ©AM

63

Tristate Buffers


```

use IEEE.StdLogicArith;
entity t_buf_ctrl is
port (a,b,c,d: in std2; -- signals are
f: out std2); -- 4 output
end t_buf_ctrl;

architecture t_buf_ctrl of t_buf_ctrl is
begin
f <= a when b = '1' else 'Z';
f <= c when d = '1' else 'Z';
end t_buf_ctrl;

architecture t_buf_ctrl of t_buf_ctrl is
begin
buf1: process (a,b)
begin
if (b='1') then f <= a;
else
f <= 'Z'; -- 'drive' the output f to Z when not enabled
end if;
end process buf1;
buf2: process (c,d)
begin
if (d='1') then f <= c;
else
f <= 'Z'; -- 'drive' the output f to Z when not enabled
end if;
end process buf2;
end t_buf_ctrl;

```



Resolution function to determine the actual value of f since it is driven from two different sources

18/06/2003

UAH-CPE/EE 422/522 ©AM

64

Signal Resolution

- VHDL signals may either be resolved or unresolved
- Resolved signals have an associated resolution function
- Bit type is unresolved –
 - there is no resolution function
 - if you drive a bit signal to two different values in two concurrent statements, the compiler will generate an error

18/06/2003

UAH-CPE/EE 422/522 ©AM


65

Signal Resolution (cont'd)

```

signal R : X01Z := 'Z'; ...
R <= transport '0' after 2 ns, 'Z' after 6 ns;
R <= transport '1' after 4 ns;
R <= transport '1' after 8 ns, '0' after 10 ns;

```



18/06/2003

UAH-CPE/EE 422/522 ©AM

66

Resolution Function for X01Z

```

package fourpack is
  type u_01z is ('0','1','Z'); -- u_01z is unresolved
  type u_01z_vector is array (natural range <>) of u_01z;
  function resolve4 (a,u_01z_vector) return u_01z;
  subtype s01z is resolved u_01z;
  -- s01z is a resolved subtype which uses the resolution function resolve4
  type s01z_vector is array (natural range <>) of s01z;
and fourpack;

package body fourpack is
  type s01z_table is array (s01z,s01z) of u_01z;
  constant resolution_table : s01z_table := (
    ('0','0','1','Z'),
    ('0','1','0','1'),
    ('0','1','1','1'),
    ('0','1','Z','1')
  );
  function resolve4 (a,u_01z_vector) return u_01z is
  variable result : u_01z := 'Z';
  begin
    if (length = 1) then
      return a(0);
    else
      for i in a'range loop
        result := resolution_table(result,a(i));
      end loop;
    end if;
    return result;
  end resolve4;
end fourpack;
  
```

Define AND and OR for 4-valued inputs?

18/06/2003

UAH-CPE/EE 422/522 ©AM

67

AND and OR Functions Using X01Z

AND	X'	0'	1'	Z'
X'	X'	0'	X'	X'
0'	0'	0'	0'	0'
1'	X'	0'	1'	X'
Z'	X'	0'	X'	X'

OR	X'	0'	1'	Z'
X'	X'	X'	1'	X'
0'	X'	0'	1'	X'
1'	1'	1'	1'	1'
Z'	X'	X'	1'	X'

18/06/2003

UAH-CPE/EE 422/522 ©AM

68

IEEE 1164 Standard Logic

- 9-valued logic system
 - 'U' – Uninitialized
 - 'X' – Forcing Unknown
 - '0' – Forcing 0
 - '1' – Forcing 1
 - 'Z' – High impedance
 - 'W' – Weak unknown
 - 'L' – Weak 0
 - 'H' – Weak 1
 - '-' – Don't care

If forcing and weak signal are tied together, the forcing signal dominates.

Useful in modeling the internal operation of certain types of ICs.

In this course we use a subset of the IEEE values: X10Z

18/06/2003

UAH-CPE/EE 422/522 ©AM

69

Resolution Function for IEEE 9-valued

```

CONSTANT resolution_table : std_logic_table := (
  -- | U X 0 1 Z W L H -
  ('U','U','U','U','U','U','U','U','U','U'), -- U
  ('U','X','X','X','X','X','X','X','X'), -- X
  ('U','0','0','0','0','0','0','0','0'), -- 0
  ('U','1','1','1','1','1','1','1','1'), -- 1
  ('U','Z','Z','Z','Z','Z','Z','Z','Z'), -- Z
  ('U','W','W','W','W','W','W','W','W'), -- W
  ('U','L','L','L','L','L','L','L','L'), -- L
  ('U','H','H','H','H','H','H','H','H'), -- H
  ('U','-', '-', '-', '-', '-', '-', '-', '-', '-') -- -
);
  
```

18/06/2003

UAH-CPE/EE 422/522 ©AM

70

AND Table for IEEE 9-valued

```

CONSTANT and_table : std_logic_table := (
  -- | U X 0 1 Z W L H -
  ('U','U','U','U','U','U','U','U','U'), -- U
  ('U','X','X','X','X','X','X','X','X'), -- X
  ('U','0','0','0','0','0','0','0','0'), -- 0
  ('U','1','1','1','1','1','1','1','1'), -- 1
  ('U','Z','Z','Z','Z','Z','Z','Z','Z'), -- Z
  ('U','W','W','W','W','W','W','W','W'), -- W
  ('U','L','L','L','L','L','L','L','L'), -- L
  ('U','H','H','H','H','H','H','H','H'), -- H
  ('U','-', '-', '-', '-', '-', '-', '-', '-') -- -
);
  
```

18/06/2003

UAH-CPE/EE 422/522 ©AM

71

AND Function for std_logic_vectors

```

function 'and' (l : std_logic; r : std_logic) return std_logic is
begin
  return (and_9val0, r);
end 'and';

function 'and' (l,r : std_logic_vector) return std_logic_vector is
alias lv : std_logic_vector (1 to LENGTH) is l;
alias rv : std_logic_vector (1 to LENGTH) is r;
variable result : std_logic_vector (1 to LENGTH);
begin
  if (LENGTH /= r'LENGTH) then
    assert FALSE
      report "arguments of overloaded 'and' operator are not of the same length"
      severity FAILURE;
  else
    for i in result'range loop
      result(i) := and_table(lv(i), rv(i));
    end loop;
  end if;
  return result;
end 'and';
  
```

18/06/2003

UAH-CPE/EE 422/522 ©AM

72